Traditional use of the HF band is limited mostly to 3 KHz for both voice and data transmission, and therefore, most of the transceivers bandwidths are also adapted to this profile. However, there are some initiatives that clearly state that much broader bandwidths may be use with the corresponding data rate increase and performance improvement in the HF band [1, 5]. Due to the increased bandwidth, a broadband transceiver receiver has to cope with a broader acquisition bandwidth with strong signals that degrade the Analog to Digital Converter (ADC) performance while receiving our (often) much weaker desired signals. This current paper has three main steps in order to evaluate under which circumstances the degradation is noticeable regarding the interchannel separation and the powers ratio. Indeed, our objective is to determine how much the interference has to be mitigated in the analog domain in order to split its cancellation partly before the ADC, and partly after it in the digital domain where much powerful techniques are available.
Introduction
Our group, IDeTIC at the Universidad de Las Palmas de Gran Canaria (ULPGC) and GAPS at the Universidad Politécnica de Madrid (UPM), has been working on multicarrier HF transmissions for several years leading to the development of a proprietary system denoted as HFDVL (HF Data + Voice Links) that permits interactive digital voice transmission along with data communications reaching data rates up to 8640 bps in the 3 kHz bandwidth, as described in several publications (for instance [4] ). Mostly, HF band transmissions bandwidth are restricted to 3kHz for both voice and data transmissions, and therefore, that is the typical commercial transceivers bandwidth. However, there are some initiatives that clearly state that much broader bandwidths may be use with the corresponding data rate increase and performance improvement. For instance, [1] describes some of the features of this tendency in the framework of the MIL-STD-188-141C, which is likely to include specifications for HF radio pass bands of (nominally) 6, 12, and 24 kHz with data rates up to 64 kbps. Also, there are already commercial transceivers including the 4-ISB mode as a transition phase to this concept. On the other hand, the authors of this paper have some experience with OFDM transmissions with arbitrary bandwidths [5] where the number of carriers is variable depending on the desired data rate observing very satisfactory performance. Although single carrier modulations are not so flexible, modern powerful equalization and coding schemes make these wider band transmissions also feasible and reliable. Our experience in real links is based on our own transceiver capable of transmitting simultaneously a set of up to 16 narrow band signals within 1 MHz bandwidth [3] . From the very beginning, we noticed that expected performance was degraded by the presence of strong interferers located in channels even quite far of our assigned channel but still within the acquisition band. This degradation comes from the fact that the interference dominates the aggregate signal after the Automatic Gain Control (AGC) to accommodate the dynamic range to the ADC, and therefore, there is a reduction on the effective number of bits used to represent the desired signal. We observed that the quantization noise of the interferer spreads all over the band and if the power of interference is strong enough, it exceeds the thermal noise and even the desired signal itself. Two accompanying papers are dealing with different strategies in the analog domain to mitigate this effect in case where just one antenna is available or using beamforming principles and therefore set the ADC (b bits) to work under standard conditions [6, 7] . This paper addresses the evaluation under which circumstances the degradation is noticeable taking into account the interchannel separation and the powers ratio. Our aim is to determine how much interference has to be mitigated before the ADC (analog domain) to make a conversion without excessive artifacts generated by interferences. The paper can be divided into three main parts. First of all, the developed theoretical analysis will be presented approximating both signals (desired and interference) as sinusoids with different amplitudes embedded in thermal noise. In a second part, a flexible simulator to study this problem under all the perspectives will be shown, and finally, the experiment that was developed to corroborate these results using real hardware will be described.
Mathematical Analysis
The general approach is described in the following figure  showing schematically Once we have the base band signal, the part of the receiver where we are currently interested can be represented schematically in the following figure: For this study: AGC: Automatic Gain Control. In real applications this is typically an adaptive filter to maintain the time varying acquired signal within the dynamic range of the ADC denoted as [-G, +G] . In this case we will examine the full register of r(t) and multiply the incoming signal by a factor that guarantees the saturation with a fixed probability (for instance 1%). The behaviour is defined as follows:
The ADC is represented by a uniform law with b bits quantifying the input signal within the range [-G, +G]. Therefore, we will have 2 b steps while the step size is :
Now, in the digital domain, we shift the desired signal until we get a low pass representation of the desired signal (centred around 0). We filter out the rest of the signals using a digital low pass filter with bandwidth W/2 and we decimate by a factor of M in order to represent the desired signal at Nyquist rate. The output of this block diagram (Figure 2) 
Theoretical considerations
Assuming that we have initially a vector r=x+i+n with L samples representing the analog signal by a high enough (with respect to B) oversampling factor. Denoting: 1 This model is asymptotically valid for small step size with respect to the signal dynamic range (we have to pay attention to this in our simulations). It can be noticed from this equation that an interferer located close to the receiver transmitting kilowatts may be very harmful to the receiver whose sensitivity is around microwatts, even for very expensive ADCs with 16 bits. In case there were several interferers, the limit applies to the aggregate power. The equation also states that for every extra bit we have, we get an extra 6dB margin as protection against the interferences. In the sequel we are going to reach an approximate of the SINR in terms of the SNR (which includes the thermal and quantification noise). In order to make the analysis tractable we will assume that both the desired and interference signal are pure sinusoids (amplitude A and I respectively) if we assume that the noise contribution is not too high Corroborating the previous result, we again conclude that for a certain desired signal we gain 6 dB for every extra bit we have but we loose as much as the power of the interference in dB.
Model verification
We have made some simulations obtaining quite accurate results, although we have noticed that for most of the interesting cases, when the interference is quite large, the signal amplitude is reduced so much that the quantization noise is strongly correlated with the signal itself neither it is uniformly distributed. We can show the theoretic and simulated results for SNR=10 dB and I/A=60dB. This equation is equivalent to the previous one but present more clearly what is happening: signal power is reduced by the AGC factor while the dominant noise is the quantization noise coming from the interference signal. There are also other contributions from the quantization process of the desired signal but the term should be avoided because, in fact, the distortion and the error are strongly correlated with the signal. Fortunately, this term decreases as the signal does due to the AGC factor and previous equation is an accurate approximation.
Hardware experiment
An experiment was built to corroborate these results using real hardware. The ADC chosen was the AKM 5357VT chip that incorporates the Edirol UA-1EX soundcard. This circuit is a 24bits stereo ADC with a 96 kHz max sampling rate. We chose to study a soundcard ADC because it facilitates to capture audio signals and process them directly with MATLAB software suite. Initially, a setup, as depicted in Figure 5 , was built to relate the converted signal (digital format) to the analog one in MATLAB and also to establish ADC full scale (FSD). As you can see, a function generator outputs a sinusoid signal that pass through a variable attenuator (10dB step) before entering soundcard LINE IN. An oscilloscope in parallel is used to check actual ADC input signal level. A signal was recorded for every step attenuator size at 9600Hz sampling rate and processed in MATLAB. A sinusoid frequency of 953Hz was chosen as the desired signal in order to avoid correlation between the quantization noise and the signal regarding the 9600Hz sampling rate. At the end of the experiment, it was reckoned a +3dBm (890mVpp) ADC full scale and also it was checked that SNR is proportional to step attenuation with a FSD SNR of 78dB (-75dBm total noise power). In order to simplify the experiment only 15 bits were read from the soundcard, as well as, LINE IN soundcard input impedance was forced to 50 ohms to make easier signal generator power output reading and fix variable attenuator impedance terminations. A second setup was built to be able to insert an interference to corroborate equation (19) SINR relationship. As you can see in Figure 6 , another function generator behaves as an interferer and their outputs are combined before entering soundcard LINE IN. There is also another function generator that acts as a white noise source. An interference frequency of 1113Hz was chosen to avoid correlation also due to the sampling rate. In this experiment, the interference was fixed at 3dB below FSD (0dBm) to avoid ADC saturation and the desired signal was stepped down from 0dB to 100dB interference to signal ratio to facilitate the procedure. Figure 7 depicts SINR measured in the signal bandwidth for a -40dB signal to interference ratio regarding number of ADC bits. It clearly shows a good match between theoretic and measured curves and it also corroborates that for every extra bit there is a 6dB protection margin against interferences. It also shows that below 8 bits quantization noise is the main noise source and above that dominates the thermal noise. 
Conclusions
In this paper we have emphasized that broadband acquisitions must foresee strong signals inside the acquisition bandwidth that degrades ADC conversion of desired signal. A mathematical analysis of an ADC transceiver receiver with jointly desired and interference signal was developed to conclude with equation (19). It states that for a certain desired signal we gain 6 dB for every extra bit we have but we loose as much as the power of the interference in dB. Subsequently a simulator to verify the model was presented and a real analysis. Some interesting alternatives to deal with interferences in multiband HF broadband transmissions are also presented to the meeting by our group, as [6] that approaches it using analog beamforming principles, and [7] that combines an analog notch filter with Higher Order Crossing statistics in the digital domain.
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Figure 9: Signal spectrum with 8 bits ADC
